A performance evaluation of cache injection in bus-based shared memory multiprocessors
نویسندگان
چکیده
Bus-based shared memory multiprocessors with private caches and snooping write-invalidate cache coherence protocols are dominant form of smallto medium-scale parallel machines today. In these systems the high memory latency poses the major hurdle in achieving high performance. One way to cope with this problem is to use various techniques for tolerating high memory latency. Software-controlled cache prefetching and data forwarding are two widely used techniques for tolerating high memory latency in scalable cache-coherent shared memory multiprocessors. However, some previous studies have shown that these techniques are not so effective in bus-based shared memory multiprocessors. In this paper, we propose a novel software-controlled technique called cache injection, which combines consumer and producer initiated approach, and broadcasting nature of bus. Performance evaluation based on program-driven simulation and a set of scientific applications and test benchmarks shows that cache injection is highly effective in reducing misses and bus traffic.
منابع مشابه
Cache Injection on Bus Based Multiprocessors
Software-controlled cache prefetching and data forwarding are widely used techniques for tolerating memory latency in shared memory multiprocessors. However, some previous studies show that cache prefetching is not so effective on bus-based multiprocessors, while the effectiveness of data forwarding has not been explored in this environment, yet. In this paper, a novel technique called cache in...
متن کاملAchieving high performance in bus-based shared-memory multiprocessors
In bus-based SMPs, cache misses and bus traffic pose key obstacles to high performance. To overcome these problems, several techniques have been proposed. Cache prefetching, read snarfing, software-controlled updating, and cache injection reduce cache misses; migrate-on-dirty, adaptive migratory detection, load-exclusive instruction, and exclusive prefetching reduce invalidation bus traffic.
متن کاملType Data tra c Replacement tra c Coherence tra cUMA
Shared-bus multiprocessors represent a mainstream of accepted and commercially viable computer systems. However, as microprocessors become faster and demand more bandwidth, the already limited scalability of shared-bus decreases even further. As an eeort, not a mutually exclusive but rather a complementary to developing better backplane bus, this paper considers adapting distributed shared-memo...
متن کاملAn Evaluation of Multiprocessor Cache Coherence Based on Virtual Memory Support
This paper presents an evaluation of the impact of several architectural parameters on the performance of Virtual Memory (VM) based cache coherence schemes for shared-memory multiprocessors. The VM-based cache coherence schemes use the traditional VM translation hardware on each processor to detect memory access attempts that might leave caches incoherent, and maintain coherence through VM-leve...
متن کاملBus Utilization Analysis of Multithreaded Shared-bus Multiprocessors:initial Results
A shared-bus shared-memory multiprocessor based on multithreaded CPUs is evaluated against different solutions for cache and coherence protocols. Multithreaded architectures have been intensively studied for DSM multiprocessors, where memory latencies are a major factor in limiting performance. They can be interesting also for bus-based multiprocessors, since processor speed are increasing at a...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- Microprocessors and Microsystems
دوره 26 شماره
صفحات -
تاریخ انتشار 2002